This paper describes a CMOS fully-differential switched-capacitor (SC) single-loop Sigma-Delta (ΣΔ) modulator specialized for highly precise micromechanical capacitive sensors. This design adopts a singleloop, fourth-order, one-bit quantization architecture with feedforward paths for lower nonlinearities and power consumption. Systematic optimization is used to avoid deterioration in conversion accuracy caused by capacitor mismatch. Chopper-stabilization and double-sampling techniques are also employed to enhance performances in noise depression. Manufactured in a standard 0.35 µm CMOS process, the ASIC occupies an area of 5.32 mm 2 including 25 pads. This modulator achieves a signal-to-noise ratio (SNR) of 105.2 dB and dynamic range (DR) of 113.7 dB. The whole chip consumes 12.6 mW from a 5 V supply.
Introduction
High-accuracy analog-to-digital converters (ADCs) have been accumulating their popularity with the evolution of digital processing circuits. The main application fields range from consumer electronics to military sensors. Recently, high precision capacitive sensors have raised sustainable attention in inertial navigation and guidance, microgravity measurements in space, tilt control and platform stabilization, and GPS-aided navigators for the consumer market, all of which require high accuracy of digital output signals for weak signal detection [1] . AEÁ modulators applied in digital MEMS capacitive sensors convert natural analog signals into digital ones for further processing [2] .
In this paper, a fourth-order high-accuracy low-pass AEÁ modulation topological structure is presented. An extra zero is designed by a novel integrator. Next, the practical circuitry design is delivered. Additionally, we give a particular analysis on the choice of the sampling capacitors as an emphasis.
Modulator architecture
In high-accuracy applications, non-idealities resulting from circuits leads to decrease in output precision. Therefore, single-loop topology is common in sensor fields, owning to its insensitivity to circuits' non-idealities [3] . In this modulator, additional feed-forward paths help restrict output swing of integrators as well as reduce power consumption and harmonic distortion. As a result, a one-bit internal quantizer is enough for this design, and prevents complexity and power dissipation of a multi-bit quantizer with corresponding dynamic element matching (DEM) or any other linearization technique [4] . Besides, only quantization noise is processed in the modulation loop, which also significantly decreases the output swing of integrators and relaxes the requirements for operational amplifiers [5] .
In order to gain high precision, double-sampling technique is employed. However, this causes an additional trouble of sampling capacitor mismatch, leading to quantization noise at f s /2 folding into signal bandwidth. Hence, the last integrator is designed for an extra zero at f s /2, thus reducing in-band power of folded noise. The proposed modulator's architecture is shown in Fig. 1 , and gain coefficients listed in Table I. Based on the proposed architecture and coefficients, the signal transfer function (STF) and the noise transfer function (NTF) can be expressed as (1-2) below. STFðzÞ ¼ z 4 À 1:9z 3 À 0:06z 2 þ 1:904z À 0:9352 z 4 À 1:8z 3 À 0:12z 2 þ 1:808z À 0:8704 ð1Þ
3 Circuit implementation
The modulator system is analyzed above and is designed to be implemented by fully differential topology, as shown in Fig. 3 . Fully differential SC circuits are excellent in the fields of common-mode noise elimination, high power supply noise rejection and even order harmonic distortion exterminations. As for input signal sampling, double-sampling technique is employed to avoid high demands for operational amplifiers, due to an exorbitant sampling rate [6] . Moreover, the feedback scheme is implemented by two sampling capacitors for input signal and feedback signal, respectively. Because of less charges on the sampling capacitors, this technique decreases harmonic distortion [3] . At the terminal of all the four integrators, we choose a passive adder composed of capacitors and switches instead of an active adder, for its high ratio of speed to power consumption [7] . Besides, chopper stabilization technique is applied to eliminate in-band low-frequency noise, especially the flicker noise in the first integrator.
In the fourth integrator, extra capacitors C b1 and C b2 (C b1 = 3C I4 , C b2 = C I4 ) are used for a negative feedback. The transfer function is expressed as (3):
The output V out4 (z) can be rewritten as (4):
According to the noise transfer function (NTF), the first integrator contributes most to the final entire noise floor, with noise of latter integrators suppressed. So the sampling capacitor of the first integrator C s1 has to be calculated carefully. On the one hand, it is large enough to reduce the kT/C noise included in the system noise level. In case of neglecting other noise except for thermal noise, the sampling capacitor C s1 is expressed as (5):
Since all other inevitable noises, flicker noise and quantization error, for instance, are included in practical application, C s1 should exceed the capacitance above. However, an excessively large sampling capacitance is to increase the load of the amplifier, resulting in higher requirements for it. On the other, sampling error also comes from the on-resistance of switches in sampling loop. When the sampling period is T s and the input signal remains invariant, then the voltage in C s1 is expressed as (6):
As a result, the sampling error is calculated as (7):
For a modulator with an ENOB of N, sampling error is required to satisfy (8): In consequence, C s1 has an upper limit expressed as (9):
As illustrated above, sampling capacitors of the first integrator are decisive to the noise floor of the whole modulator, compared to latter ones. Since there is a relatively explicit range for the sampling capacitors, we will deliver a clear contrast between performances of several modulators implemented by different choices of capacitance. There is a balance between noise level and setup-time. Three circuits with the same modulation topology are implemented in which only the sampling capacitors (C 1 , C 2 , C 3 ) of the first integrators differ. The results are shown as the FFT plot in Fig. 4 , where C 3 < C 1 < C 2 . It is clear that different sampling capacitances lead to diverse distortion. Quantitatively, the three capacitors (C 1 , C 2 , C 3 ) lead to a SFDR of 90 dB, 81 dB, 73 dB, respectively.
Experimental results
The proposed fourth-order AEÁ modulator was fabricated in a standard 0.35 µm CMOS technology. The chip micrograph is shown in Fig. 5 . In order to obtain an obvious result of harmonic distortion, the input signal was specially designed at a low frequency of 31.25 Hz. The experimental input signal was a couple of fully differential sine waves with an amplitude of −13.94 dBFS. The 1048576-point FFT plot is presented in Fig. 6 . Experimental results show a SNR of 105.2 dB within a 1.2 kHz signal bandwidth and an overall DR of 113.7 dB, respectively.
As a matter of conclusion, the performances are compared in Table II with some other state-of-the-art modulators in the aspect of figure of merit (FOM) which is defined as (10):
It is crystal clear that this modulator achieves the best FOM with respect to recent AEÁ designs in Table II , yet consumes more power. In the field of application areas, [8] and [11] aimed at biomedical instruments, [9] and [10] emphasized low power sensing requirements. Consequently, conversion precision is not among prior considerations in these designs. However, it does count in high-accuracy micromechanical capacitive sensors, especially in inertial sensors. These application requirements are also consistent with corresponding circuitry design. Concretely, a 3rd-order modulation system was employed in [10] and [11] , and 1st-order, 2nd-order in [8, 9] , respectively. As a result, relatively higher noise energy caused by weaker noise shaping ability remained in signal bandwidth, leading to a −100 dB, −110 dB, −90 dB, −120 dB noise floor in [8, 9, 10, 11] , respectively. In contrast, the proposed modulator used a 4th-order modulation system to obtain an approximately −150 dB noise floor, thus conducing to a better SNR and DR. These findings further supported the idea of an extra zero reducing in-band power of folded noise. More circuit elements contributed most to higher power dissipation. Besides, outstanding performances resulting from high DC gain and slew rate in operational amplifiers were guaranteed by high current in transistors. Overall, the presented results are comparatively encouraging. Power dissipation deserves more attention in future research.
Conclusion
A 0.35 µm CMOS single-loop AEÁ modulator for capacitive sensor interfaces has been described. Major design considerations have been discussed and employed to achieve a stable system in order to satisfy the application requirements of high precision. The entire modulator achieves 105.2 dB SNR and 113.7 dB DR. According to the experimental results, this work satisfies all the application criteria for accelerometers and gyroscopes which are the most widely used capacitive inertial sensors. 
